AT89C51ED2 DATASHEET PDF
0 – July. 1. Qualification Package. AT89C51ED2. FLASH 8-bit C51 Microcontroller. 64 Kbytes FLASH, 2 Kbytes EEPROM. AT89C51RD2 / AT89C51ED2. AT89C51ED2-SLSUM Microchip Technology / Atmel 8-bit Microcontrollers – MCU 64kB Flash B RAM VV datasheet, inventory, & pricing. AT89C51ED2-SLSIM Microchip Technology / Atmel 8-bit Microcontrollers – MCU 80C31 w/4k datasheet, inventory, & pricing.
|Country:||Trinidad & Tobago|
|Published (Last):||1 August 2010|
|PDF File Size:||4.52 Mb|
|ePub File Size:||6.66 Mb|
|Price:||Free* [*Free Regsitration Required]|
What’s missing? Tell us about it.
Page 32 At89c51e2 is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. Page 46 Figure This is achieved by applying an internal reset to them. It is obvious that only one Master SS high level can drive the network.
When the at8c51ed2 is pulled low, it is driven strongly and able to sink a fairly large current. There are three levels of security: Set to enable timer 2 overflow interrupt.
Page at89c15ed2 Table The WDT is by default disabled from exiting reset. Page 58 Table To communicate with slave A only, the master must send an address where bit 0 is clear e. During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed.
The status of the Port pins during Power-Down mode is detailed in Table It is based on 8 inputs with programmable interrupt capability on both high or low level. Symbol Description Symbol T Table Page 6 Table Must be cleared by software. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge.
Page 56 Table If the program counter ever goes astray, a match will eventually occur and cause an internal reset. Can also be set by software. Oscillator To optimize the power consumption and execution time needed for a specific task, an internal prescaler feature has been implemented between the oscillator and the CPU and peripherals.
The Kbytes Flash memory can be programmed either at89cc51ed2 parallel mode or in serial mode with the ISP capability datashheet with software. Set by hardware when VCC rises from 0 to its nominal voltage.
Atmel – datasheet pdf
Set by hardware to indicate that the SS pin is at inappropriate logic level. Page Port 0: Page 12 Table Added Flash write programming time specification.
These inputs are available as alternate function of P1 and allow to exit from idle and power-down modes. Qt89c51ed2 interrupts are shown in Figure Set to enable KBF.
Page 34 Table PCA interrupt enable bit Cleared to disable.
Do not try to set this bit. From level 0, one can write level 1 or level 2.
AT89C51ED2 – Microcontrollers and Processors – Microcontrollers and Processors
This is the power supply voltage for normal, idle and power-down operation P0. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. This bit is set by hardware when a transfer has been completed. Tell us about it. Can not be set or cleared by software. Its advantages include reduced software overhead and improved accuracy.